TestBench 1: block.s

Home

1. Assembly Source Code

source code

2. ARM SDT simulation result

This is a complex program, its registers change a lot, so picture of ARM SDT simulation result is meaning less because it can not reflect the change of register, you can just simulate it in your own SDT

3. nnARM simulation result in VCS verilog simulator