

TDM controller card

J mil Kh tib

UNION-EN-1

OpenMres.org Project

1 List of authors and changes

2 Project Definition

2.1 Introduction

Time division multiplexing is a scheme used to communicate between systems or devices via shared interface lines. Each device or system

2.2 External Interface

Signal name	Direction	Description
Control interface		
CLK_I	Input	System clock
Reset_n	Input	



Signal Name	Wishbone signal
Master Configuration connected to FIFO	Receive channel
<code>LINK</code>	<code>LINK</code>
<code>Ext</code>	not <code>ES</code>
<code>ExD[7:0]</code>	<code>DAIO(7:0)</code>
<code>ExVali Data</code>	<code>SLEO</code>
<code>ExVali Data</code>	<code>LY</code>

Signal Name	Wishbone signal
-------------	-----------------

OpenMres.org Project

Done an interrupt is generated when the buffer is empty
an interrupt is generated when the buffer has data respectively.

Rx HDLC (B1)

Rx HDLC (B2)

OpenMres.org Project

