[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Fri, 19 Oct 2001 10:54:16 +0200
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	01/10/19 10:54:16

Modified files:
	sim/rtl_sim/run: top_modelsim.do 

Log message:
	eth_timescale.v changed to timescale.v This is done because of the
	simulation of the few cores in a one joined project.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
Next by Date: [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
Prev by thread: [cvs-checkins] wb_conmax/. mast1.pl slv1.pl slv2.pl slv3.pl t ...
Next by thread: [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
Index(es):
- Date
- Thread