[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/rtl/verilog eth_wishbone.v

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/09/04 17:47:58

Modified files:
	rtl/verilog    : eth_wishbone.v 

Log message:
	Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
	changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
	was not used OK.
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml