[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] can/bench/verilog can_testbench.v



CVSROOT:	/home/oc/cvs
Module name:	can
Changes by:	mohor	03/03/05 14:33:45

Modified files:
	bench/verilog  : can_testbench.v 

Log message:
	tx_o is now tristated signal. tx_oen and tx_o combined together.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml