[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] or1k/orp/orp_soc/rtl/verilog/or1200 or1200_imm ...

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] or1k/orp/orp_soc/rtl/verilog/or1200 or1200_imm ...
From: OpenCores CVS Agent <cvs@www.opencores.org>
Date: Fri, 6 Jun 2003 02:02:39 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	or1k
Changes by:	oc	03/06/06 02:02:38

Modified files:
	orp/orp_soc/rtl/verilog/or1200: or1200_immu_top.v 
	                                or1200_ic_fsm.v 

Log message:
	When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] oc8051/bench/verilog oc8051_tb.v
Next by Date: [cvs-checkins] oc8051/bench/verilog oc8051_tb.v
Prev by thread: [cvs-checkins] can/rtl/verilog can_registers.v
Next by thread: [cvs-checkins] mem_if/ ench/verilog/adv_bb.v ench/verilog/mem ...
Index(es):
- Date
- Thread