Description

Parameterisable DRAM model, i.e. scalable data and address widths. Simulation assertions can be toggled on/off. Uses !RAS/!CAS control sequence for modelling DRAM activity. Refresh is monitored with data corrupted to "UU ... "

Current Status:

• VHDL code is available at dram.html

Author(s):

Damon P Thompson