Project Name: Floating Point Add/Sub (Single Precision)

(See change Log at bottom of page for changes/updates)

Description:

This is a pipeline floating point Add/Subtract unit compliant to IEEE 754. It has a 4 stage pipeline and can execute an add/sub every cycle.

Legal Notice

THIS SOURCE FILES ARE PROVIDED "AS IS" AND WITHOUT ANY
EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT
LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND
FITNESS FOR A PARTICULAR PURPOSE.
Compatibility

This design should be IEEE 754 single precision compliant. The following items might not be fully compliant or are not implemented:

Performance     Xilinx Virtex Specific Info: Status

First version of the core is released. Included with the release is also a small test bench.

The core can be downloaded from OpenCores CVS via cvsweb or via cvsget (use fasu for module name)
 

To-Do

Things that need to be done

Author / Maintainer

I have been doing ASIC design, verification and synthesis for over 15 years. This core was an small exercise to refresh my memory how floating point numbers where represented in hardware and how a simple add/sub would work ....

I'd love to know if anyone will actually use this core. Please send me a note if you will !

Rudolf Usselmann rudi@opencores.org

Feel free to send me comments, suggestions and bug reports.

Change Log

7/4/2000 RU
- Initial Release