head 1.1; access; symbols; locks; strict; comment @# @; 1.1 date 2008.05.08.06.46.41; author oharboe; state Exp; branches; next ; commitid 543e4822a1c24567; desc @@ 1.1 log @wip from jurij.kostasenko @ text @ Signals index
HierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFIMOPRST

Signals index

A
 areset : tb_zpu_core : reg (used in @@posedge)
Connects down to:zpu_core:zpu_core_i:areset 
 areset : zpu_core : input (used in @@posedge)
Connects up to:tb_zpu_core:zpu_core_i:areset 
B
 begin_inst : zpu_core : reg
 break : tb_zpu_core : wire
Connects down to:zpu_core:zpu_core_i:break 
 break : zpu_core : output reg
Connects up to:tb_zpu_core:zpu_core_i:break 
 busy : zpu_core : wire
C
 char : tb_zpu_core : reg
 clk : dualport_ram : input
Connects up to:zpu_core:memory:clk 
 clk : tb_zpu_core : reg (used in @@posedge)
Connects down to:zpu_core:zpu_core_i:clk 
 clk : zpu_core : input (used in @@posedge)
Connects down to:dualport_ram:memory:clk 
Connects up to:tb_zpu_core:zpu_core_i:clk 
D
 data_0_out : dualport_ram : reg
 data_1_out : dualport_ram : reg
 decodedOpcode : zpu_core : reg
 dram_mem_busy : tb_zpu_core : wire
 dram_mem_read : tb_zpu_core : wire
 dram_mem_readEnable : tb_zpu_core : wire
 dram_mem_write : tb_zpu_core : wire
 dram_mem_writeEnable : tb_zpu_core : wire
 dram_mem_writeMask : tb_zpu_core : wire
 dram_ready : tb_zpu_core : reg
E
 enable : tb_zpu_core : reg
Connects down to:zpu_core:zpu_core_i:enable 
 enable : zpu_core : input
Connects up to:tb_zpu_core:zpu_core_i:enable 
F
 file : tb_zpu_core : integer
I
 i : tb_zpu_core : integer
 idim_flag : zpu_core : reg
 interrupt : zpu_core : input
 in_mem_busy : zpu_core : input
Connects up to:tb_zpu_core:zpu_core_i:mem_busy 
 io_busy : tb_zpu_core : wire
 io_mem_addr : tb_zpu_core : wire
 io_mem_read : tb_zpu_core : wire
 io_mem_readEnable : tb_zpu_core : wire
 io_mem_read_reg : tb_zpu_core : reg
 io_mem_writeEnable : tb_zpu_core : wire
 io_reading : tb_zpu_core : reg
 io_ready : tb_zpu_core : wire
 io_reg : tb_zpu_core : reg
M
 memAAddr : dualport_ram : input
Connects up to:zpu_core:memory:memAAddr 
 memAAddr : zpu_core : reg
Connects down to:dualport_ram:memory:memAAddr 
 memARead : dualport_ram : output reg
Connects up to:zpu_core:memory:memARead 
 memARead : zpu_core : wire
Connects down to:dualport_ram:memory:memARead 
 memAWrite : dualport_ram : input
Connects up to:zpu_core:memory:memAWrite 
 memAWrite : zpu_core : reg
Connects down to:dualport_ram:memory:memAWrite 
 memAWriteEnable : dualport_ram : input
Connects up to:zpu_core:memory:memAWriteEnable 
 memAWriteEnable : zpu_core : reg
Connects down to:dualport_ram:memory:memAWriteEnable 
 memBAddr : dualport_ram : input
Connects up to:zpu_core:memory:memBAddr 
 memBAddr : zpu_core : reg
Connects down to:dualport_ram:memory:memBAddr 
 memBRead : dualport_ram : output reg
Connects up to:zpu_core:memory:memBRead 
 memBRead : zpu_core : wire
Connects down to:dualport_ram:memory:memBRead 
 memBWrite : dualport_ram : input
Connects up to:zpu_core:memory:memBWrite 
 memBWrite : zpu_core : reg
Connects down to:dualport_ram:memory:memBWrite 
 memBWriteEnable : dualport_ram : input
Connects up to:zpu_core:memory:memBWriteEnable 
 memBWriteEnable : zpu_core : reg
Connects down to:dualport_ram:memory:memBWriteEnable 
 mem_addr : tb_zpu_core : wire
Connects down to:zpu_core:zpu_core_i:out_mem_addr 
 mem_busy : tb_zpu_core : wire
Connects down to:zpu_core:zpu_core_i:in_mem_busy 
 mem_read : tb_zpu_core : reg
Connects down to:zpu_core:zpu_core_i:mem_read 
 mem_read : zpu_core : input
Connects up to:tb_zpu_core:zpu_core_i:mem_read 
 mem_readEnable : tb_zpu_core : wire
Connects down to:zpu_core:zpu_core_i:out_mem_readEnable 
 mem_write : tb_zpu_core : wire
Connects down to:zpu_core:zpu_core_i:mem_write 
 mem_write : zpu_core : output reg
Connects up to:tb_zpu_core:zpu_core_i:mem_write 
 mem_writeEnable : tb_zpu_core : wire
Connects down to:zpu_core:zpu_core_i:out_mem_writeEnable 
 mem_writeMask : tb_zpu_core : wire
Connects down to:zpu_core:zpu_core_i:mem_writeMask 
 mem_writeMask : zpu_core : output wire
Connects up to:tb_zpu_core:zpu_core_i:mem_writeMask 
ABCDEFIMOPRST
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Created:Wed May 7 19:53:06 2008
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help
@