I'm sure this is an old question ... BUT after searching the net and discussion groups I could not find any answers ... So, does anyone know of a tool that does some basic syntax conversion ? I feel we need a tool that can go both ways, specially for opencores, so that users of both, verilog and vhdl can use all cores ... Thanks a million ! rudi