Hello, If the design in still open, I'd like to develop the IDE core. I'm an EE with Verilog experience. I also have several years of experience with Xilinx Virtex FPGAs. I don't have much experience with CVS, but I do have a book. Is there a specification for an internal IP bus to connect various cores together? Thanks in advance, WW