[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [oc] Configuration Bit Stream Generators



Mark,

Can you provide any details on your upcoming FPGA?

In particular, will it have any ADC or DAC i/o?

Thanks.

----- Original Message ----- 
From: "Marko Mlinar" <marko.mlinar@flextronicssemi.com>
To: <cores@opencores.org>
Sent: Thursday, July 26, 2001 8:05 AM
Subject: Re: [oc] Configuration Bit Stream Generators


> Dave Feustel wrote:
> > 
> > Well, I'm rapidly getting really turned off by the problems I'm having
> > with licensing procedures that don't work while the 30/60 day
> > evaluation periods are running out without my getting anything
> > done.
> > 
> > ----- Original Message -----
> > From: "Victor the Cleaner" <jonathan@canuck.com>
> > To: <cores@opencores.org>
> > Sent: Monday, July 23, 2001 10:56 AM
> > Subject: Re: [oc] Configuration Bit Stream Generators
> > 
> > > > Are there any opensource configuration bitstream generators
> > > > for FPGAs from Xilinx, Atmel, etc?
> > >
> > > I don't think you're going to see that stuff real soon.  We're
> > > Xilinx users here, and they're awful proprietary about the bitstream
> > > format, considering it to be part of the mechanism for providing
> > > protection to their customers' IP.  [Note: Yes, we've debated the
> > > validity of that position here already, so there's no need to reopen
> > > the discussion.]
> There are opensource bitstream generators! But not for Xilinx, but
> for our FPGA, which is not yet in production :)
> 
> 
> Marko
> --
> To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml