Would IDaSS help? http://www.ics.ele.tue.nl/~averschu/idass.html It can generate both VHDL and Verilog from the same high level design. -- Jecel -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml