Re: [oc] SDRAM controller

[Richard Herveille <richard@asics.ws>]

Writing a dedicated SDRAM controller should be very straightforward and simple.

1) You have a fixed timing, so you do not need complex timing generation logic
2) You have a fixed amount of memory, so you can optimize for that

The resulting code should be relatively small.

I wrote a similar dedicated controller for a Motorola Coldfire.

Richard

>Hi list,
>
>how much would it cost to build an SDRAM controller with an FPGA to work on
>an 80186. We would need 8MB of SDRAM.
>
>Thanks Dani
>--
>To unsubscribe from cores mailing list please visit 
>http://www.opencores.org/mailinglists.shtml

--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml