hi I am working in an Engg College. now we have started research centre in our college so now we require some current projects' spec in VHDL please help albert raj -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml