[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
RE: [oc] VHDL to Verilog
Check there installation page help:
http://www.x-tekcorp.com/installation1.htm
Windows:
Using the Windows Explorer, navigate to the location of the downloaded X-HDL
distribution. Double click on the distribution file (xhdl3.2.*_windows.exe).
Follow the installation menu prompts.
When installation is complete, edit the autoexec.bat file and add the
following entry:
set XTEK_HOME=<install_dir>
Where <install_dir> is the directory you installed X-HDL into. You will need
to reboot the computer for the XTEK_HOME setting to take effect. If you do
not set XTEK_HOME, you will not be able to view the on-line documentation
using the built-in browser, but you can view it with any web browser if you
desire.
-----Original Message-----
From: sandyns_260@eudoramail.com [mailto:sandyns_260@eudoramail.com]
Sent: Monday, December 16, 2002 2:44 AM
To: cores@opencores.org
Subject: Re: [oc] VHDL to Verilog
Hi,
I tried installing the demo version of Xtec Verilog <-> VHDL converter.
(downloaded from the site http://www.x-tekcorp.com/products.htm)
But when i tried to run it, it gives an error saying "XTEC_HOME should be
set". Does anyone know how to solve this?
Regards, Sandy.
----- Original Message -----
From: "Ajit" <ajit@c... >
To: <cores@o... >
<rudi@i... >
Date: Wed, 12 Jul 2000 09:34:09 +0530
Subject: Re: [oc] VHDL to Verilog
>
>
>
> I prefer to convert by myself ( because I didn't get the tool when
> wanted
> :-)
> You have to take care of some thumb rules in verilog
> code-conversions
> related to blocking/Non-blocking assignments , putting proper
> begin-end for
> nested if-else -if loops etc etc and it is that easy.
> For any verilog errors you can check it with verilint tool and for
> checking
> whether the code conversion is proper or not you can use high end
> tool like
> Formality from synopsys.
>
> And thats all , you are done
>
>
> Best of luck
>
> --Ajit Madhekar
> ControlNet India Pvt Ltd.
> Goa, India
> www.controlnetindia.com
>
>
> ----- Original Message -----
> From: Rudolf Usselmann <rudi@i... >
> To: <cores@o... >
> Sent: Tuesday, July 11, 2000 12:25 AM
> Subject: Re: [oc] VHDL to Verilog
>
>
> >
> > Thanks for the pointer Ajit.
> >
> > I downloaded the demo, and tried it. It does not seem to run
> > for me, reports some sort of error ...
> >
> > Anyone had more luck ?
> >
> > Thanks,
> > rudi
> >
> >
> >
> > > I remember I have seen one on
> > >
> > > http://www.x-tekcorp.com/products.htm
> > >
> > > VHDL to Verilog and Verilog to VHDL converter.
> > >
> > > But never used.
> > > Give a try
> > >
> > >
> > > --Ajit Madhekar
>
--
To unsubscribe from cores mailing list please visit
http://www.opencores.org/mailinglists.shtml
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml