[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] or1k/or1ksim/testbench Makefile.am

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] or1k/or1ksim/testbench Makefile.am
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Fri, 14 Dec 2001 14:44:22 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	or1k
Changes by:	ivang	01/12/14 14:44:21

Modified files:
	or1ksim/testbench: Makefile.am 

Log message:
	Added mc tests.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] uart16550/rtl/verilog uart_regs.v
Next by Date: [cvs-checkins] or1k/or1ksim/testbench except_mc.S
Prev by thread: [cvs-checkins] or1k/or1ksim/testbench except_mc.S
Next by thread: [cvs-checkins] or1k/or1ksim/cpu/or1k except.c sprs.c
Index(es):
- Date
- Thread