[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/bench/verilog tb_eth_top.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Tue, 12 Feb 2002 21:24:06 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/02/12 21:24:06

Modified files:
	bench/verilog  : tb_eth_top.v 

Log message:
	HASH0 and HASH1 register read/write added.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v eth_wishbo ...
Next by Date: [cvs-checkins] ac97_ctrl/bench/verilog ac97_codec_sin.v ac97_ ...
Prev by thread: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
Next by thread: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
Index(es):
- Date
- Thread