[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/bench/verilog tb_eth_top.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Sat, 16 Feb 2002 08:22:24 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/02/16 08:22:24

Modified files:
	bench/verilog  : tb_eth_top.v 

Log message:
	Testbench fixed, code simplified, unused signals removed.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ethernet/rtl/verilog eth_rxaddrcheck.v eth_rxe ...
Next by Date: [cvs-checkins] vga_lcd/rtl/verilog vga_wb_master.v vga_curpro ...
Prev by thread: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
Next by thread: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
Index(es):
- Date
- Thread