[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] pci/bench/verilog pci_testbench_defines.v



CVSROOT:	/home/oc/cvs
Module name:	pci
Changes by:	mihad	02/08/22 15:56:28

Modified files:
	bench/verilog  : pci_testbench_defines.v 

Log message:
	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml