Hi,
Guys,
At first I just
wanted to inform you that I updated the Ethernet webpage with the specification
document, but
something else just
pop up from my head:
We need to write
some kind of a testing specification (I can do that), so we are sure that all
possibilities are
checked and the MAC
core is bug free (at least big bug free :) )
It will take me one
or two days to write it. If you have some demands, what you want to see in it,
let me know.
Otherwise you can
comment it later and I'll update it.
I also have a
question for Novan and Mahmud: It says on a homepage under the current status
that:
"Design simulation
and verification of MAC Control Module and MII Management Module in
Verilog."
Where is
it?
Regards,
Igor
|