I am looking for a Verilog simulation model for a Ethernet Phy. I'd appreciate if someone would guide me to where I can get it. -- To unsubscribe from ethmac mailing list please visit http://www.opencores.org/mailinglists.shtml