[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[ethmac] PHY interface

To: ethmac@opencores.org
Subject: [ethmac] PHY interface
From: leorazuk@dcc.ufmg.br
Date: Wed, 16 Jul 2003 21:00:27 -0100
Reply-To: ethmac@opencores.org
Sender: owner-ethmac@opencores.org

Hi all.

I am looking for a verilog module to integrate with the Ethernet MAC IP 
Core and be implemented in a Xilinx Virtex FPGA at a Xcv300-6pq240 
board. This module should be the interface between the MAC and the 
Ethernet PHY chip of that board.

Can anyone help me?

Leo
--
To unsubscribe from ethmac mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [ethmac] code to generate ip packet in vhdl or verilog
Next by Date: [ethmac] Defines and XSV
Prev by thread: Re: [ethmac] Defines and XSV
Next by thread: [ethmac] code to generate ip packet in vhdl or verilog
Index(es):
- Date
- Thread