[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] pci/sim/rtl_sim/bin ncelab.args ncelab_xilinx.args



CVSROOT:	/home/oc/cvs
Module name:	pci
Changes by:	tadejm	03/08/08 18:38:32

Modified files:
	sim/rtl_sim/bin: ncelab.args ncelab_xilinx.args 

Log message:
	There was missing path to hdl.var file.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml