[openrisc] Operating frequency after synthesis with ASIC lib.

[jinhyuk@nexilion.com]

Hi, my name is jinhyuk

I have downloaded the or1200 implementation - It looks cool!!.
Thanks the works.

My question is about achievable operating freq. of or1200 for ASIC implementation.
The document says it operates at 250Mhz for 0.18um UMC/Virtual silicon lib., worst-case, post-layout.

I sythesized or1200 with samsung 0.25um.
I expected that the synthesized or1200 can operate at least 150Mhz worst-case, pre-layout.
But, according to STA report, the maximum frequecy is about 100Mhz - big gap!!
I can't understand what makes the biggg difference.

It may be caused by library performance (speed).
How about the performance of virtual silicon library?
Is it better than other standard cell libraries? For example, Artisan library.
Samsung lib. has almost same performance as Artisan library.

Are there any false paths or multi-cycle paths in or1200 design?
There's no disable timing commands in synthesis scripts included in or1200 distribution.

Any suggestions or comments will be very halpful for me.
Thank you in advance.

/Jinhyuk Yang
--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml