Re: [oc] Async reset: active high or active low?

[<cyrano@nerim.net>]

Haytham Azmi <haythamazmi@hotmail.com> a écrit :

> Hi Nicolas ,
>            I don't agree with you , i think it must be active high for
>            many reasons ..
>            1- At power up it's normal for all system to reset , this is
>               the normal case and then , start executing the main
>               program .

The power up signal start from 0v. If the signal is active high, the reset is only established after the end of the ramp up of the power supply with the risk of undefined value on other pin during the ramp up. This could be dangerous (bus contention,...).


___________________________________
Webmail Nerim, http://www.nerim.net/


--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml