Hello, I would like to know more about test_benches. What are they for? Are they only for simulation or can be used for verification? Are they placed into the FPGA? Thanks in advance, Leire -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml