HI all , I am planning to implement an ethernet mac 10\100mbps in VHDL(I dont know verilog)) and will finally post it in OPENCORES.
So if somebody is interested in joining me please mail me back...