Hi! I came across a problem on PCI master while reading the PCI specification. It seems that the PCI master can initiate a write cycle whenever it gets the grant. My problem is how it know where to write? How can it have such address information? Thanks in advance. wilton -- To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml