Dear or1200 representative, In or1200_defines.v, it is stated that registered inputs from the wishbone bus to any functional block must not be enabled. I wish to improve timing through the use of pipelining, so why is this option not allowed? Thank you, Ken Buttle -- To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml