Re: [oc] Async reset: active high or active low?

[John Sheahan <jrsheahan@optushome.com.au>]

On Mon, Apr 28, 2003 at 05:24:40PM +0200, cyrano@nerim.net wrote:
> I really ask why active low reset is used in our labs. It was answer that it is an historical raison because in TTL high level signal consumme less energy than low one. Power up is not concerne any more because logic begin to work at ~2.5 V.


this is wrong. TTL inputs (real ttl, not this newfangled LS
rubbish :) drew about 1.4ma when low and and few hundred microamps 
high. So an active low reset minimized power.
(note that using minimize power and TTL in the same sentance is tricky)

Also the (off) noise margin was much better for active low signals.

john
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml