[openrisc] List of False Timing Paths for OR1200

[kbuttle@nimbuswireless.com]

Dear openrisc engineer;

Do you have a list of false timing paths for the or1200 RISC core, so 
that timing driven layout could be based on an accurate representation 
of circuit performance?

Thank you,
Ken Buttle
--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml